ABSTRACT Deformation potential (D ac ), which is one of the most important parameters determining the rate of electron-acoustic phonon scattering, in Si around MOS interfaces is thoroughly studied with regard to the dependences on surface carrier densities, back-gate biases, and device structures. It is demonstrated that D ac increases sharply at the MOS interface. To investigate the impact of the increased D ac on μ e , thick body-channel SOI MOSFETs, where drain current flows in the entire SOI layers, was fabricated. The carrier transport experiments reveal that μ e of greater than 1100 cm 2 V −1 s −1 is obtained in body-channel SOI MOSFETs with the SOI thickness of greater than 70 nm. By taking into account the D ac profile around the MOS interface, experimental μ e of SOI MOSFETs is numerically reproduced over a wide range of SOI thicknesses. μ e of the body-channel SOI MOSFETs is also well reproduced using the same D ac profile. Thus, it is concluded that D ac increases sharply at the Si/SiO 2 interface. The accurate modeling of the increased D ac around the Si/SiO 2 interface is indispensable for designing high-performance and/or low-power 3-D MOSFETs including FinFETs, extremely thin SOI MOSFETs, and nanowire MOSFETs, because these types of MOSFETs have greater interface-to-volume ratios.
I. INTRODUCTION
Mobility is one of the most important parameters to determine the drain current of MOS transistors. The higher mobility (μ e ) retuls in higher driving capability and higher speed operation as well as lower power consumption at the same speed. Therefore, a lot of studies have been performed to understand the determining factors of μ e in MOSFETs. μ e of bulk Si is approximately 1450 cm 2 V −1 s −1 [1] , [2] . On the other hand, μ e in unstressed, surface-channel MOSFETs is as high as 1000 cm 2 V −1 s −1 even at low effective field of less than 0.1 MV/cm [3] where electrons are expected to behave like those in bulk Si.
The deformation potential is the key parameter describing the strength of electron-acoustic phonon scattering [4] . In the rigorous manner, the deformation potential is defined as an anisotropic parameter ( ac (θ Q )) and thus is given by
where d and u are the uniaxial-shear and dilation deformation potential, respectively. θ Q is the angle between the longitudinal axis of a valley and the wave vector of the emitted/absorbed phonon (Q). There is a controversy over the values of d and u [5] - [7] . In [6] , d and u are set to be 1.1 eV and 10.5 eV, respectively, to obtain the same calculated μ e of bulk Si as the experimental one. It is mentioned that μ e in bulk Si MOSFETs is successfully reproduced by using the same set of d and u [8] .
On the other hand, the isotropic deformation potential (D ac ) has been be utilized by a number of researchers, since anisotropy is not large in Si. Thus, reasonably accurate μ e is expected to be obtained by the isotropic model. D ac in bulk Si is reported to be approximately 9 eV [7] and 10.57 eV [6] . In order to numerically obtain the same μ e in bulk MOSFETs as experimental one, D ac greater than the bulk Si value has been adopted [9] - [13] , because of the lower μ e in MOSFETs. In [9] , μ e of SOI MOSFETs is calculated using both isotropic and anisotropic deformation potential models. However, it is shown that μ e of extremely thin SOI MOSFETs is difficult to reproduce as long as using the same values as those in bulk Si [9] . In bulk MOSFETs, D ac ranges from 12 eV to 14.8 eV [7] , [9] , [12] , [13] . However, in SOI MOSFETs, D ac of 18 eV is used to fit the calculated μ e to the experimental data [9] . Recently, Park et al. [14] experimentally evaluated D ac in bulk MOSFETs to be 12±2 eV. However, D ac has not been experimentally studied in device structures other than bulk MOSFETs. Furthermore, the dependence of D ac on surface carrier density N s as well as various bias conditions have not been fully investigated.
In this study, D ac in inversion-channel as well as bodychannel SOI MOSFETs [15] - [17] is experimentally studied. Although the preliminary results were reported in [18] , this paper describes the experimental procedure more in detail, studies μ e in body-channel SOI MOSFETs, studies temperature dependence of μ e in SOI MOSFETs, and discusses physical mechanisms more in depth. In the present work, D ac is experimentally evaluated as a function of average distance from the MOS interface by analyzing the Shubnikov-deHaas oscillations. It is shown that in the MOS structures D ac increases sharply at the Si/SiO 2 interface. Whereas, when the position is far from the Si/SiO 2 interface, the D ac is expected to be the same as that in bulk Si. In thick body-channel SOI MOSFETs, the D ac averaged in the entire SOI layers should be comparable to D ac in bulk Si, because of negligible contributions from the increased D ac at the MOS interface. It is demonstrated that μ e in body-channel SOI MOSFETs with SOI thickness of greater than 70 nm is greater than 1100 cm 2 V −1 s −1 . Furthermore, in SOI MOSFETs, the strong temperature dependence of μ e over room temperature indicate the larger D ac in SOI MOSFETs than that in bulk Si. In addition, by assuming the increased D ac at MOS interface, μ e calculated in inversionchannel, body-channel, and ultrathin-body SOI MOSFETs for wide temperature range agree well with the corresponding experimental data.
This paper is organized as follows. In Section II, The device structures used in this paper and the fabrication method will be described. In addition, the evaluation method of D ac will be explained. In Section III, D ac will be evaluated under various front gate biases (V g ) and substrate biases (V b ). These measurements will demonstrate D ac increase around the Si/SiO 2 interfaces. In Section IV, quantitative model of D ac will be introduced. The effective D ac , namely the quantum-mechanical expected value of D ac for electrons, is evaluated for thick body-channel SOI MOSFETs. It is demonstrated that, when effective D ac is close to the bulk D ac value, μ e in thick body-channel SOI MOSFETs is comparable to μ e in bulk Si. In extremely thin SOI MOSFETs, D ac increases significantly because of the influence from both the interfaces. By taking into account the D ac increase at MOS interfaces in SOI films, μ e in thick body-channel SOI MOSFETs and ultrathin-body SOI MOSFETs is calculated. In addition, the dependence of μ e on SOI thickness will be also well reproduced. Section V provides the summary and conclusion of this work. Fig. 1 (a) shows the schematic of SOI MOSFETs used in this study. SOI MOSFETs having two p-n junctions as source/drain junctions are described as inversion-channel SOI MOSFETs because current flows in an inversion layer in the on state. The devices were SOI MOSFETs on UNIBOND wafers with p-type silicon-on-insulator film over 400 nm buried oxide (BOX). The gate length and width were 500 and 200 μm, respectively. The thickness of gate oxide was 10 nm. The concentration of p-type acceptors in SOI was approximately 1×10 15 cm −3 . The SOI thickness (T SOI ) ranges from 7.3 nm to 60 nm. The details of device fabrication processes have been described in [19] . In addition, another structure called body-channel SOI MOSFETs was fabricated. The body-channel SOI MOSFETs have the same channel doping type as the source/drain doping type. Thus, the current flows in the entire SOI channel layer under the optimum bias conditions. Fig. 1 (b) illustrates the measurement setup used in our experiments. The voltage difference (V x ) between two probes within the channel was measured while applying constant drain current (I d ). Under strong magnetic field (B) and low temperature, V x oscillations, called Shubnikov-de Haas (SdH) oscillations were observed as a function of B (Fig. 2) . Any hump or extra peak due to spin-orbit interaction or spin splitting was not detected in the entire range of B. SdH oscillations originate from quantization of two-dimensional electron density-of-states into Landau levels. It should be noted that the amplitude of SdH oscillations is a function of electron temperature. Therefore, by comparing the amplitudes of SdH oscillations, electron temperatures can be also compared.
II. EXPERIMENTAL METHOD
The relationships between electron temperature (T e ) and input power per electron (P ≡ I d V x /qN s ) was evaluated as follows. First, at a constant, very low P, SdH amplitude was measured as a function of measurement temperature (T) as shown in Fig. 3 (a). Since P was sufficiently low, electron heating did not occur. Therefore, T e was regarded to be equal to T under this condition. The SdH amplitude was measured at temperatures of lower than 6 K. Then, the relationship between the SdH amplitude and T e was obtained. Second, at the liquid helium temperature, SdH amplitude as a function of P was examined ( Fig. 3 (b) ). By using SdH amplitude as intermediate variable, P-T e relationships were obtained experimentally.
Next, P-T e will be numerically evaluated and compared with experimental data. Since input power per electron and energy loss rate are equal in the steady state, the relationship between electron energy loss rate and T e was calculated, where isotropic D ac was utilized. It was assumed that the electrons lost their energies only by scattering with acoustic phonons. This assumption should be valid because optical phonon scattering is less frequent at a temperature much lower than optical phonon energy of 55 mV at the drain voltage as high as 8 mV. Moreover, since Coulomb scattering and roughness scattering are elastic scattering, they have no influence on energy loss process. The details of the theoretical calculations are described in [14] and [20] - [26] . Finally, from the comparison between the theoretical calculations and experiments, D ac was extracted as a fitting parameter as shown in Fig. 4 , where D ac was determined to be 10.5 eV.
III. DEFORMATION POTENTIAL AROUND MOS INTERFACE A. POSITION DEPENDENCE
The front gate voltage (V g ) dependence of D ac is investigated. At higher V g , electrons are located more closely to the front Si/SiO 2 interface. Therefore, from the P-T e relationship for various V g 's, the dependence of D ac on the average 280 VOLUME 4, NO. 5, SEPTEMBER 2016 [13] . We consider that this is due to the electron population close to the Si/SiO 2 interface in MOSFETs. As a result of electron population at the MOS interface and the increased deformation potential at MOS interface shown in Fig. 5 , the effective deformation potential in MOSFETs is increased.
B. BACK GATE BIAS DEPENDENCE
In the previous subsection, it is shown that D ac increases around the Si/SiO 2 interface. Since SOI has two Si/SiO 2 interfaces, D ac in thinner SOI films is considered to be increased substantially because of the contributions from both the interfaces (Fig. 6) . However, at low measurement temperature of less than 6 K, electrons are populated closely to the front gate because of the electron population only in two-fold valleys. In order to check whether the back interface affects energy-loss process or not, D ac for various substrate biases (V b ) is evaluated. At a large positive V b , electrons wave function is stretched out to the back interface ( Fig. 7 (a) ). Therefore, it is expected that the effect of the back interface to D ac can be observed. Fig. 7 (b) shows P-T e relationships for various V b . When V b is greater than 10 V, namely, when electron wave function touches the back interface, a decrease in T e is observed. Here, higher D ac results in a higher energy loss rate of electrons by acoustic phonon scattering, leading to lower T e . Therefore, the observed T e decrease results from greater D ac in the SOI film at the V b of greater than 10 V. It should be noted that Coulomb scattering does not affect energy loss process for electrons, meaning that Coulomb scattering centers, which may increase at the back MOS interface, do not lower T e . Therefore, Fig. 7 (b)   FIGURE 6 . Schematic of deformation potential in SOI films. Since SOI films have two Si/SiO 2 interfaces, the deformation potential may be significantly increased by the convolution of contributions from both the interfaces, at which D ac increases. indicates D ac increase when electron wavefunction touches the back interface. This result directly shows that D ac in thinner SOI film is increased by the influence from both the interfaces.
IV. MOBILITY CALCULATION A. QUANTITATIVE D AC MODEL AT MOS INTERFACES
The electron mobility will be calculated by taking into account the D ac increase around the MOS interfaces. Although the increase of D ac at MOS interface was confirmed at low temperature, the detailed D ac profile at room temperature cannot be obtained experimentally. Thus, D ac profile shown in Fig. 8 is assumed in our calculations and is expressed by the following equation, 
D max ac is D ac at the MOS interface; D min ac is D ac of bulk Si. In addition, the influence from the back interface in SOI films is taken into account by summing up the contributions from both the interface. Thus, the deformation potential in SOI film is expressed as a function of the distance z from a Si/SiO 2 interface.
where T SOI is the thickness of the SOI film. The difference between D ac values in Fig. 5 and Fig. 8 is caused by the difference in wave functions. When D ac was determined from the amplitude of Shubnikov-de Haas oscillations, variational wave functions were adopted [27] , while self-consistently derived wave functions were adopted in mobility calculations. The overestimated localization of wave functions in variational method results in the underestimation of D ac in Fig. 5 . This deformation potential profile is used to evaluate intravalley acoustic phonon scattering. The subband energy and wave function are obtained from the self consistent calculation of Poisson and Schrödinger equations. The phonon limited mobility is calculated under the relaxation time approximation. The momentum-relaxation rate τ ac;v,i (E) for intravalley acoustic phonons from the ith subband in a valley of the vth group at energy E is given by
where, D eff ac is the effective deformation potential, g v,j (E) is the density of states at the jth subband in the vth valley, and ξ v,i (z) and ξ v,j (z) are the envelope of wave functions for ith and jth subband in the vth valley, respectively. For twodimensional density of states, the in-plane non-parabolicity of α = 0.5 eV −1 is employed. D eff ac is given by
where N v,i is the surface carrier densities of the ith subband in the vth valley.
Other scattering models; intervalley scattering, surface roughness scattering, and Coulomb scattering are also incorporated. In the evaluation of intervalley scattering, constant deformation potential values are employed. The influence of Coulomb scattering and surface roughness scattering are included based on the formulas proposed in [9] and [28] , respectively. Unless otherwise indicated, the existence of interface states is neglected, because of its low density [19] . 
B. EFFECTIVE DEFORMATION POTENTIAL
Before showing mobility calculation data, D eff ac , namely the quantum-mechanical expected value of D ac for electrons in SOI films, will be discussed. Here, the D eff ac for the body-channel SOI MOSFETs, which have the same channel doping type as the source/drain doping type, will be shown. In body-channel SOI MOSFETs, electrons are relatively uniformly distributed in the entire SOI layer at the flat band voltage. Therefore, as T SOI increases, influence from both the interfaces should be decreased. As a result, D eff ac is decreased in thicker T SOI . When T SOI is 151 nm and N s is 1.0 × 10 11 cm −2 , D eff ac is calculated to be 10.7 eV. This value is close to the isotropically approximated bulk Si value of 10.57 eV in [6] . Fig. 9 shows μ e versus N s for various T SOI in bodychannel SOI MOSFETs. It is observed that the peak μ e of body-channel SOI MOSFET is 1119 cm 2 V −1 s −1 , which is much higher than the universal mobility of bulk MOSFET. This high mobility is obtained because smaller D eff ac leads to the higher μ e (lower scattering rate by acoustic phonons) in body-channel SOI MOSFETs. In addition, it is observed 282 VOLUME 4, NO. 5, SEPTEMBER 2016 that, below T SOI of 71 nm, μ e decreases with T SOI , because D eff ac increase as T SOI decreases.
C. CALCULATED MOBILITY IN VARIOUS MOSFETS
μ e will be calculated for various types of MOSFETs using the proposed D ac (z). The parameters used for the μ e calculations are listed in TABLE 1. The parameter set of intervalley scattering is taken from [7] . μ e in bulk MOSFETs is plotted as a function of effective field as shown in Fig. 10 (a) . The calculation data coincides with the universal mobility over a wide range of effective field. The agreement indicates that this model reproduces universal mobility. In addition, μ e of body-channel SOI MOSFETs with T SOI of 151 nm is calculated ( Fig. 10 (b) ), demonstrating the good agreement of calculation data with experimental ones again. In these calculations, the same parameters are used for μ e calculations of bulk MOSFETs. The good agreement demonstrate the effectiveness of our proposed D ac model, where D ac increases sharply at the MOS interface. Fig. 11 (a) shows calculated μ e as a function of T SOI . The simulated data and experimental data [19] show good agreement for a wide range of T SOI . Moreover, in order to clarify the advantage of the proposed D ac model over the constant D ac model, μ e as a function of T SOI is also computed using the conventional constant D ac model (Fig. 11 (b) ). D ac value is set to be 13 eV. As shown in this figure, it is difficult to fit by the constant D ac model without assuming interface states. In some theoretical works, interface states are considered to be one of the origin of lower μ e in extremely thin SOI (ETSOI) MOSFETs [9] , [29] , [30] .
However, experimentally obtained interface states density N it is too low to explain the observed μ e degradation [19] . Furthermore, the degradation of μ e by position dependent D ac rather than interface states is convinced from the temperature dependence of μ e in ETSOI MOSFETs. The measured and calculated μ e for several temperature T = 300, 350, 400, 450 K with position dependent D ac is shown in Fig. 12 (a) of μ e but also the temperature dependence. However, the conventional constant D ac model with interface states fails to reproduce N s dependence of μ e except for T of 300 K as shown in Fig. 12 (b) . The experimentally obtained strong temperature dependence of μ e in ETSOI MOSFETs suggests that the scattering factor has temperature dependence. Therefore, taking into account the D ac increase at both the MOS interfaces gives us reasonable agreement with experimental facts and it is critically important to accurately modeling μ e in ETSOI MOSFETs. It should be also mentioned that the increased D ac also influences the stress-induced mobility enhancement which has been discussed elsewhere [31] .
Finally, in association with the origin of increased D ac at the MOS interface, we should mention the difference between deformation potentials of anisotropic and isotropic models in SOI MOSFETs. Fig. 13 shows the SOI thickness dependence of the effective deformation potential calculated using the anisotropic deformation potential model with d of 1.1 eV and u of 10.5 eV, with which electron mobility in bulk Si and bulk Si MOSFETs is successfully calculated [6] , [8] . For comparison, the effective deformation potential calculated using the position dependent deformation potential model is also shown. Although a slight increase of the effective deformation potential for anisotropic deformation potential model is observed as shown in Fig. 13 , the large increase at the MOS interface cannot be reproduced. Therefore, we consider that other mechanisms peculiar to the MOS interface should exist, although the quest for the physics behind the sharp increase of D ac at the MOS interface is kept for future work.
V. CONCLUSION
Deformation potential dominating the strength of acoustic phonon scattering is studied. From the relationship between electron temperature and input power per electron for various V g , it is demonstrated that D ac increases sharply at the Si/SiO 2 interface. Since SOI MOSFETs have two Si/SiO 2 interfaces, D ac effectively increases in thinner SOI MOSFETs, because of the contributions from both the interface. The carrier transport experiments revealed that μ e of greater than 1100 cm 2 V −1 s −1 is observed in body-channel SOI MOSFETs with the SOI thickness of greater than 70 nm. By taking into account the D ac profile around the MOS interface, μ e of SOI MOSFETs is reproduced over a wide range of SOI thicknesses and temperature without assuming interface states. μ e of the body-channel SOI MOSFETs is also well reproduced using the same D ac profile. Thus, it is concluded that D ac increases sharply at the Si/SiO 2 interface. The accurate modeling of the increased D ac around the Si/SiO 2 interface is indispensable for designing highperformance and/or low-power three-dimensional MOSFETs including FinFETs, extremely thin SOI MOSFETs, and nanowire MOSFETs, because these types of MOSFETs have greater interface-to-volume ratio.
